INTRODUCTION
The Interrupt Controller [1] [2] is a device commonly found in computer systems (both single-processor and multiprocessors) which deals with interrupts generated by the peripherals and the processors handle the interrupt priorities, and delegates the execution to a processor.
The general purpose processors provide one or more interrupt request pins that allows external devices to request the service provide by CPU. Consider a case in which processor can handle a large number of interrupts which are come from external devices. The design requires a separate interrupt controller which is interfaced to the processor. This increases the complexity of design. More over the processor needs some extra-interfacing Circuits which decreases the performance and increase the power consumption of the overall system. The proposed architecture combines the interrupt controller and RIS CPU employs an adaptive clock gating to reduce the overall power consumption.
Power [18] is the one of the design constraint, which is not only applied to portable computers and mobile communication devices but also for high-end systems. Power dissipation becomes a bottleneck for future technologies.
In the early days designers treat the clock signal should not be disabled or disturbed. But clock signal is a major source for power dissipation and it is a dynamic in nature because clock signal is feed into several blocks in the processor. Because all the blocks usage varies within and across a processor, all the blocks not used all the time and gives a chance to reduce the power consumption of unused blocks. Clock gating is an efficient technique to reduce the dynamic power dissipation. By anding the clock signal with gated control signal clock gating technique disables the clock signal to the block when the block is unused. Adaptive clock gating technique [4] [5] [6] is one of thetechnique used to reduce the dynamic power of the clock. In this technique clock gating enable signal generated by the block itself depending upon the usage and this technique will reduce the burden on the control unit for generating clock gating signal.
Interrupt handling mechanism [8] provides how the interrupt is handled by processor. There are various clock gating techniques [4] [5] to reduce the dynamic clock power dissipation. The interrupt controller [1] [2] takes two cycles (one cycle for generating the interrupt request and another cycle for Acknowledgement) to process the interrupt. RISI Controller takes only one cycle for both interrupt request generation and acknowledgement. The following section provides a brief overview of architecture of the RISI CONTROLLER and explanation about the implementation and hardware consideration. Along with a brief description about each block present in the architecture is given. The instruction length of RISI Controller is 16-bit wide.RISI Controller has three flags namely carry, zero and interrupt flags. Both zero and carry flags are affected only during the execution of arithmetic and logical instructions and these are also useful for determine the flow of execution when branch and jump instructions take place. CPU checks the interrupt flag after completion of every instruction to know whether interrupt is available or not.ALU is capable of performing the Arithmetic (Like Addition and subtraction) and Logical operations (like And, Or, Xor and Cmpl). There are no special purpose registers in the CPU like accumulator and there is no priority among them.
RISI Controller has multi read port and single write port. Generally read operations are performing during the positive edge of the clock and write operation is performing during negative edge of the clock. Stack is used to store up to four addresses during interrupt and Branch related instructions. Port controllers take care of the read and write operation. An 8-bit address value provided on the PORT bus together with a READ or WRITE strobe signal indicates the accessed port. The port address is either supplied in the program as an absolute value or specified indirectly as the contents of any of the eight registers There are some specific instructions useful for the controlling of interrupt controller present in the RISI CONTROLLER.
III. INTERRUPT CONTROLLER Modern CPU"s [15, 16] provide one or more interrupt request pins that allows external devices to request the service provide by CPU. Interrupt controller are used to increase the number of interrupt inputs available to CPU. The block diagram, of interrupt controller is shown in figure3.
Figure3.Block diagram of Interrupt Controller
Interrupt controller composed with three blocks. They are Interrupt Register block, Edge interrupt detection unit and Interruptrequest generation unit. Interrupts are identified by interrupt detection unit during the negative clock edge of the clock. Whenever interrupts are detected, check for the corresponding interrupt input masked or not. Unmasked interrupt input set the corresponding bit in the interrupt status register. IRQ generation unit generates the interrupt request by using the IVR contents. Interrupt request reaches the CPU send an acknowledgement signal.
Int_inputs are used to monitor the interrupts coming from various peripherals or external devices. Each interrupt register has a unique address and identified by using Addr input. To write the contents of Data input into the interrupt registers require a high valid_wr input. Intr flag input indicates the status of interrupt flag present in the CPU.
Interrupt Detection Unit detects the interrupts coming from peripheral or external devices and actives the logic to generate enable interrupt to controller. It monitors the interrupt inputs composed of interrupt signal coming from external devices or peripherals and rises enabled interrupts according to arrival signals, Interrupt Request (IRQ) Generation unit contains the Generation logic of the Interrupts towards the processor.Interrupt requests generation is also configurable as either a pulse output for an edge sensitive request or as a level output that is cleared when the interrupt is acknowledged. Interrupt Registers handles the interrupt priorities, deciding which, interrupts are enabled or disabled and managing of interrupt acknowledgements. It contains the following Registers Interrupt Status Register (ISR) indicates which interrupts are active and the format is shown in the figure 4. All bits in the ISR are set to zero default. Any bits are set to "1" indicates that the corresponding interrupt is active otherwise no active interrupts are available Interrupt Pending Register (IPR) gives the information about the interrupts that are both active and enabled. By default all the bits in IPR are set to zero. Any bit set to "1" indicates that the corresponding interrupt is waiting for processing and "0" indicate no interrupt isavailable. The IPR is shown in the figure 5 Interrupt Enable register (IER) keeps track which interrupts are allowed to be handled. Writing a "1" to a bit in this register enable the corresponding interrupt input signal. Writing a "0" to a bit disable or mask the corresponding interrupt input signal Interrupt Acknowledge Register (IAR)is used to disabling the interrupt request with selected interrupt input. Writing a "1" to a bit location will clear the interrupt request that was generated by the corresponding interrupt input and Writing "0" does nothing. The IAR is shown in the figure 6 Master Enable Register (MER) is used to enabling the interrupt requests to the processor. Writing a "1" to ME bit enables the IRQ output signal and "0" to ME bit disable the IRQ output signal in other words masking all the interrupt inputs. The Master Enable Register (MER) is shown in the figure 8. The RISI CONTROLLER is implemented using Xilinx platform on Virtex4 FPGA Family in VerilogHDL. The flowchart for the Interrupt controller is shown in the figure 9. Application specific instructions [13] were designed for controlling the interrupt controller along with general purpose instruction set.
By using Application specific instructions [13] processor can perform several operations on interrupt controller. The operations like masking or unmasking of interrupts disable interrupt request for the execution of important instructions. Interrupt controller uses fixed priority algorithm for generating the interrupt request.
The flow chart for the interrupt controller is shown in the figure 9 and is explained below. Various peripherals or an external device wants the services provided by CPU. They generate an interrupts to interrupt controller. Interrupt coming from various external devices are identified by edge interrupt detection unit during the negative half cycle of the clock. Edge detection unit in the interrupt controller check whether the interrupts are masked or not. This information is present in the IER register. 24 | P a g e www.ijacsa.thesai.org Enable interrupts are obtained by anding the Interrupt_inputs with the contents of IER register. This information is stored in the ISR register.
The MER must be programmed based on the intended use of the Interrupt Controller.There are two bits in the MER: the Hardware Interrupt Enable (HIE) and the Master IRQ Enable (ME). The ME bit must be set to enable the interrupt request output.Check whether the Msb bit (ME) in MER register is set or not. If ME bit in the MER register is not set the interrupt requests are not generated. Check the status of the interrupt flag. If the flag bit is set Interrupt request is generated and wait for acknowledgement which is coming from the processor. Next interrupt request is generated only when the acknowledgement is received otherwise; wait until the acknowledgement is received. -----Disables the interrupt Request MOV R4, 5F -----Load the immediate data5F into register R4 MOV R5, 5F -----Load the immediate data 5F into register R5 ADD R4, R5 -----Add the contents of R5with R4 and result is Stored in R4 MIE 80
-
----Enables the interruptrequest
RISIController is capable to handle 8 interrupt inputs at a time. Interrupt controller uses positive clock cycle for interrupt request generation whereas negative clock cycle used for receiving an interrupt Acknowledgement which is coming from CPU. Each register present in the interrupt controller have a unique address. Registers are identified by using addr input. The content ofEn_int is also stored in the ISR. Interrupt request is generated only if both the ME and Intr flag arehigh. Priority between the interrupts is generated by using the fixed priority scheme. The contents of Clr_isr are set at the time of interrupt request generation.
Top level timing diagram between interrupt controller and RISCPU is shown in figure 11 . Whenever the CPU receives interrupt request, wait for the completion of current instruction and store the address of next instruction in the stack. Load the contents of program counter with address FF and send an acknowledgement to the Interrupt Controller by activating the addrin and valid_wr output. Status of intr flag is changed from high to low when the interrupt request is received. CPU does not receive any interrupt even though Int_inputs are active because Me output is low indicate that interrupt request is disabled. The status of Meoutput is high then only the CPU receives the interrupt request and it is shown in the figure 11. Placement involves deciding where to place all electronic components, circuitry, and logic elements in limited amount of space. This is followed by routing, which decides the exact design of all the wires needed to connect the placed components. The Power-delay product is simply the product of the power consumption and the time delay. The smaller value of the power-delay product, performance of the design is better. Since this RISI CONTROLLER has almost negligible powerdelay product value, it indeed has a better performance in terms of the speed and power dissipation. Table II shows the comparison of different parameters related to the Mpcore and RISI CONTROLLER; it has better performance than the Mpcore.
VI. CONCLUSION
As the amount of data transferred between the main processing unit and peripheral devices increases, the frequency of interrupts from peripheral devices also increases. The RISI controller designed integrates a RISCPU and Interrupt controller onto the single chip. The advantage of the designed chip is, it can handle an interrupt fast and effectively. It occupies less area and consumes less power. More over an integrated CPU in the design performs the necessary operations related to interrupt controller apart from the regular operation. The scope for increasing the number of interrupts up to databus width isprovided in the design and also extended to multiprocessor.
